Fig. 4From: ASIC implementation of random number generators using SR latches and its evaluationSR latch unit. A SR latch unit consists of NAND gates and buffer gates. The wiring lengths between gates are designed to be equal to increase the possibility of the latches being random latchesBack to article page